A 0.8-V CMOS Phase-Locked Loop (PLL) has been designed and fabricated by using a 0.13-μm 1p8m CMOS process. In the proposed PLL, the double-positive-feedbacks voltage-controlled oscillator (DPF-VCO) is used to generate current signals for the coupling current-mode injection-locked frequency divider (CCMILFD) and currentinjection current-mode logic (CICML) divider. A short-pulsed-reset phase frequency detector (SPR-PFD) with the reduced pulse width of reset signal to improve the linear range of the PFD and a complementary-type charge pump to eliminate the current path delay are also adopted in the proposed PLL. The measured in-band phase noise of the fabricated PLL is −98 dBc/Hz. The locking range of the PLL is from 22.6 GHz to 23.3 GHz and the reference spur level is −69 dBm that is 54 dB bellow the carrier. The power consumption is 9.2 mW under a 0.8-V power supply. The proposed PLL has the advantages of low phase noise, low reference spur, and low power dissipation at low voltage operation. key words:
Introduction
The phase-locked loop (PLL) is a key building block in radio-frequency (RF) systems, and generates the carrier signal to convert the data up or down to the desired frequency band. Nowadays, research effort has been made to develop RF systems in an advanced CMOS technology so that RF circuits can be integrated with digital circuitry in a SystemOn-a-Chip (SoC) design. As CMOS technology is scaling down to the nanometer, the supply voltage is also lowered. It is therefore highly desirable to implement a PLL that can operate at a high frequency beyond 10 GHz from a supply voltage as low as sub-1 V. Recently, PLLs in the frequency range of 10-24 GHz have been proposed in [1] - [5] with supply voltages of 1 V or above 1 V.
The challenges in implementing a low-voltage RF PLL are on the design of voltage-controlled oscillator (VCO) and frequency dividers. For VCOs, low phase noise is required most importantly to avoid corrupting signals in RF systems. However, low supply voltage would limit the signal swing and reduce the negative resistance in the VCO. Besides VCOs, low-voltage, high-frequency, and widelocking-range frequency dividers are also necessary in designing a low-voltage PLL to ensure the correct frequency Manuscript division. In the conventional current-mode-logic (CML) type frequency dividers, low supply voltage results in insufficient voltage headroom for internal nodes and thus makes the circuit fail when operated at high frequencies [6] . To avoid the above design problems, both DPF-VCO with current-mode outputs and current-mode frequency dividers are adopted in the proposed K-band current-mode PLL design. In this design, a high-frequency phase frequency detector (PFD) which generates a short-pulse reset signal to enhance the linear range of the PFD is also proposed. Wide linear range can improve the locking behavior of the PLL. In addition, with a high-operating-frequency PFD, the higher reference frequency can be chosen. The lock time of the PLL can be decreased and the reference spur can be pushed further away from the desired frequency band. Under sub-1 V supply voltage, a complementary-type charge pump (CP) that can be operated at 0.8-V supply voltage to reduce the ripple of tuning voltage is also proposed. It helps to reduce the voltage ripple of the tuning voltage of VCO and suppress the reference spur.
The proposed current-mode PLL is measured at 23.2 GHz with the in-band phase noise of −98 dBc/Hz. The total dc current consumption is 11.5 mA, 5.2 mA in VCO and CCMILFD and 6.3 mA in the rest of circuits under a 0.8-V power supply. The reference spur level is −69 dBm, which is 54 dB below the carrier. By using the current-mode technique in the PLL, the supply voltage and power consumption can be lowered significantly while keeping good performance of phase noise and reference spur. This paper is organized as follows. In Sect. 2, the proposed 24-GHz CMOS PLL architecture and the detailed circuit implementation are presented. In Sect. 3, the measurement results of the fabricated PLL are demonstrated. Finally, the conclusion is given in Sect. 4.
Circuit Realization of Phase-Locked Loop
In this paper, a low-voltage and low-power K-band PLL with current-mode techniques is designed. The block diagram is shown in Fig. 1 . The loop is composed of a DPF-VCO, a divide-by-2 CCMILFD [7] , a divide-by-2 CI-CML divider [7] , a divide-by-8 CML frequency divider, a phase-frequency detector (PFD), a complementary-type charge pump, and a loop filter. This is a third-order system with a second-order loop filter. The higher reference clock frequency of 750 MHz in simulation is chosen. 
DPF-VCO and CCMILFD
The circuit diagram of the DPF-VCO and high frequency current-mode frequency divider is shown in Fig. 2 . In the DPF-VCO, two Colpitts structures and one NMOS crosscoupled pair core are used. As shown in charge pump circuit to tune the output frequency of DPF-VCO.
For the current-mode frequency dividers CCMILFD [7] , input current signals are taken from VCO. When the VCO starts to oscillate, the voltage signals v o1 and v o2 at the gates of M 1 (M 4 ) and M 2 (M 3 ) become differential signals and hence the currents can be generated and sent to the CCMILFD through two current-mode output buffer stages which are composed of (M b5 , M b6 , and C out1 ) and (M b7 , M b8 , and C out2 ). C out1 and C out2 are large dc blocking capacitors and can be viewed as a low-impedance path for highfrequency signals. M b5,7 are common-gate (CG) amplifier with low-impedance path and M b6,8 are the current sources for the CG amplifiers. The simulated output current i ia (i ib ) versus the voltage signal v o1 (v o2 ) by Spectre RF is shown in Fig. 3 . With the increasing voltage swing of v o1 (v o2 ) from 100 mV to 600 mV, the output current i ia (i ib ) is increased from 0.33 mA to 1.3 mA.
Though, in this design, the outputs of the DPF-VCO are not from the LC tank, the overall phase noise which is contributed by the parasitic resistor of LC-tank and active elements can also be characterized by using the theory in [8] , [9] . Since the output signal in the proposed circuit is taken from the node between the capacitors C 1,2 and C var1,2 , the noise-to-signal ratio can be expressed as
where are the delay times of Reset and Pre reset signal after Div is "Hi", respectively. t rst is the pulse period of Reset signal without the early reset mechanism and t prst is the new pulse period with early reset mechanism. At the first rise of Div, the phase difference ΔΦ between two inputs is in the range of 2π − Δ < ΔΦ < 2π − δ, where the δ is given by δ = 2π · t d3 /t ref [11] . With the earlyreset mechanism, the Δ and δ in this design are overwritten as 
As the UP and DN are "Hi", the Pre reset is activated to block the path from the D-FF and pull up the nodes N 1 and N 2 immediately and the UP and DN signals are forced to be "Lo" quickly. Subsequently, the Reset is forced to go down and pulse width is shortened. When the time period from the falling edge of Reset to the rising edge of Ref delay is greater than t d2 , the next Ref can be detected. Therefore, with the shorter pulse period of Reset, a wider detectable range for two inputs can be obtained even when the phase difference between the two input signals is very close to 2π. In this design, from the simulation results as shown in Fig. 7 , with the frequency of Ref of 750 MHz, the Δ is equal to 0.42π and t prst is around 180 ps. Compared to the version without early-reset mechanism, when frequency of Ref signal is increased, the linear range of the PFD with early-reset circuit can be much better than without early-reset circuit.
Complementary-Type Charge-pump and Loop Filter
In the designed PLL, to make the circuit operate at a low voltage of 0.8 V, the current-steering charge pump is considered and a complementary-type charge pump is proposed and depicted in Fig. 8 . The differential pairs of NMOS transistors (M 1 , M 2 ) and PMOS transistors (M B1 , M B2 ) are controlled by the (DN, UP) and (UPB, DNB) signals, respectively. The (UP, DN) and (UPB, DNB) signals switch the differential pairs instead of controlling switches on the output current path directly to prevent the glitches at the output node.
With the lock of the PLL, the I U1 and I D1 are generated by the short pulses of UP and DN which are designed to eliminate the dead-zone effect of the PFD. The asymmetrical current paths for I U1 and I D1 cause a noise source to the control voltage of VCO even when the loop is locked. It results in poor phase noise and higher reference spur of the PLL. In order to minimize this effect, the complementary part that is controlled by DNB and UPB is used.
The I UP is summed by two currents I U1 and I U2 that are controlled by UP and UPB while the I DN is generated by combining two currents I D1 and I D2 . The amplitude for the Fig. 7 The simulated linear range of the PFD with and without early-reset mechanism. Fig. 8 The proposed circuit diagram of complementary charge pump.
I UP and I DN can be expressed as
With the complementary current signals, I U1 and I D2 are mirrored once and I U2 and I D1 are mirrored twice to the output path, respectively. Therefore, the phase of I U1 is equal to the phase of I D2 and the phase of I U2 is equal to the phase of I D1 , The relationship between phases can be shown in (5) and (6) .
Since the signal paths for I UP and I DN are the same in both amplitude and phase, the error charge to the loop filter can be minimized and the variation of V CP can be reduced to improve the reference spur performance of VCO. From the simulation results in Fig. 9 , the currents I UP and I DN can be more balanced and the error current can also be minimized. The V CP ripple after the loop filter which has only 6-pF capacitance is also minimized to about 6 mV.
Experimental Results
The proposed K-band current-mode PLL was fabricated in 0.13-μm 1p8m CMOS technology. The chip micrograph of the fabricated PLL is shown in Fig. 10 . The area is 1 mm × 1 mm including testing pads. On-wafer probing measurement is adopted to measure the performance of the PLL. There are two GSGSG RF probes with pitch 100 μm, one 100 μm-pitch 6-pin DC probe, and one 150 μm-pitch 3-pin DC probe used to test the chip. The reference clock signal is generated by a signal generator.
The output spectrum of the fabricated PLL is measured from the single-ended output node v out1 or v out2 and the measurement result is shown in Fig. 11 . As can be seen from From the above equation, it is evident that reducing both v ripple and K vco can minimize the spurs. In addition, the increasing reference frequency also helps to reduce the spur. In the fabricated PLL, due to the low K VCO of DPF-VCO, reduced Vripple of charge pump, and higher reference frequency, the measured reference spur power is −69 dBm, which is 54 dB below the carrier as shown in Fig. 11 at two sides of the center frequency.
The in-band phase noise of the fabricated PLL is measured with −98 dBc/Hz and shown in Fig. 12 . The locking range of the PLL is around 700 MHz from 22.6 GHz to 23.3 GHz which is limited by the tuning range of VCO under low supply voltage. Due to the process variations, the operation frequency is shifted down slightly. The total current consumption is 11.5 mA under a 0.8-V power supply. The DPF-VCO and CCMILFD consume 5.2 mA whereas the rest of circuits such as PFD, complementary charge pump, and CML dividers consume 6.3 mA.
The measurement results are summarized in Table 1 where comparisons to other reported PLLs are given. As compared to other PLLs in [3] and [4] which have similar frequency of reference clocks, the proposed PLL has better performances in reference spur and phase noise under the lowest supply voltage of 0.8 V and lower power dissipation of 9.2 mW.
Conclusion
In the proposed K-band current-mode PLL, the DPF-VCO is used to enhance the phase noise performance and minimize the power consumption. The current-mode frequency dividers CCMILFD and CICML are adopted to lower the power dissipation and increase the locking range under a low supply voltage of 0.8 V. Besides the design and optimization of circuits, the higher reference clock also helps improve the phase noise and reference spur of the PLL. The measured in-band phase noise of the PLL −98 dBc/Hz and the measured reference spur level is −69 dBm. The locking range of the PLL is from 22.6 GHz to 23.3 GHz and the current consumption of the PLL is 11.5 mA. The chip area of the PLL is 1 mm 2 . The performance of the proposed PLL has been verified through the experiment at low supply voltage to show its great potential in applications of low-voltage low-power RF systems.
